ADC/DAC engine combines 2 channels of 4 GSPS 12-bit ADC, 2 channels of 14-bit DAC data conversion, and programmable Virtex-7 FPGA on 3U OpenVPX card. A new dual channel ADC/DAC engine from ...
Abaco Systems latest analogue front-end mezzanine card for FPGAs has been tailored for software defined radio, as well as electronic warfare, radar, test and measurement. FMC300, as it will be known, ...
Among many deliberations when designing with high-speed analog-to-digital converters (ADCs), the effect of the ADC’s sampling clock is paramount to meeting specific design requirements. There are ...
SAN JOSE, Calif., April 16, 2007 – Xilinx, Inc. (NASDAQ:XLNX), today announced immediate availability of a Virtex™-4 FPGA-based deserializer reference design, application note and evaluation ...
A block diagram of the system used for this test is shown in Figure 1 and consists of four integrated DAC/ADC/DSP ICs that each consist of four 12GSPS DACs, four 4GSPS ADCs, and 12 digital ...
Designers of digital systems are familiar with implementing the 'leftovers' of their digital design by using FPGAs and CPLDs to glue together various processors, memories, and standard function ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results