“Configurable-cloud data centers will change the world with their ability to reprogram a data center's hardware protocols: networking, storage and security,” said Geoff Tate, CEO and co-founder of ...
Silex Insight has said it has achieved record-breaking speed for its ChaCha20-Poly1305 hardware crypto engine, managing 800Gbps in ASIC and 100Gbps in an FPGA. Its’ RFC7539 compliant intellectual ...
Specifically targeted for TFT LCD panels and the Open Core Protocol 2.2 On-Chip Interconnect, the DB9000OCP is an out-of-the-box synthesizable soft IP Core for ASIC and ASSP design teams with display ...
YOKOHAMA, Japan--(BUSINESS WIRE)--Macnica, Inc., a global leader in distributing semiconductors, electronic components, and network equipment, with its headquarter located in 1-6-3 Shin-Yokohama, ...
This online engineering specialization will help you gain proficiency in creating prototypes or products for a variety of applications using Field Programmable Gate Arrays (FPGAs). You will cover a ...
When designing IP for system-on-chip (SoC) and application-specific integrated circuit (ASIC) implementations, IP designers strive for perfection. Optimal engineering often yields the smallest die ...
Fibre Channel intellectual property (IP) cores have been developed for FPGAs, with the cores presently optimized for Stratix, Stratix GX, Cyclone, and Hardcopy devices. Initial offerings include three ...
The objective of this course is to learn how to develop, program, and use Softcore Processors with associated IP integration. To accomplish this, the Nios II Softcore Processor from Intel Altera is ...
Altera is bringing dual hard core Arm Cortex-A9 to its Cyclone V and Arria V FPGA lines. Altera includes a single hard core ECC memory controller with each dual core processing complex in addtion to a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback