How advanced NoC architectures and coherent subsystem IP can address the industry's next-gen scalability, safety, and ...
First-silicon success falls; engineering capacity; minimum clock period; optimizing PyTorch; counterfeit electronics.
Increasingly complex chip designs require more test data than those developed at older nodes and on single planar dies. The challenge is moving all of that data through the system without slowing down ...
More capable robots require systems that realize capabilities through appropriate paradigms, compose them across time, distribute them across heterogeneous compute, and govern them under explicit ...
Next-gen LPDDR6 and LPDDR5x memory controller and PHY IP is purpose-built to solve the memory wall at every tier of the AI inference hierarchy, and enables cloud, edge, and physical AI inference ...
A scalable LPDDR-based memory platform optimized for edge AI inferencing.
As multimodal AI moves from the cloud to personal devices, developers face a fundamental constraint. Capable vision-language ...
Device interface board must balance flexibility in handling with customization for different optical connectors. Test fixtures should account for DUT socketing challenges, such as warpage, coupling, ...
As computing systems evolve to meet the demands of AI, data centers, and high-performance workloads, the challenge is no ...
Interface IP at Rambus, where he drives go-to-market strategy and positioning for PCIe and CXL IP in semiconductor ...
Cost per token is causing EDA design budgets to balloon; what comes next isn’t entirely clear yet. Discussions have shifted ...
SW co-design in the AI era; scaling thermal analysis; 800VDC in AI data centers; future AI compute pushing to heterogeneous clusters; localized edge intelligence in edge and cloud AI; AI and voice ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results